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                                                                        ABSTRACT 
                                              
                                        The reciprocal and square root reciprocal operations are 
important in several applications such as computer graphics and scientific computation. 
For the two operations, an algorithm that combines a digit-by-digit module and one 
iteration of the Newton-Raphson approximation is used. The latter is implemented by a 
digit-recurrence, which uses the digits produced by the digit-by-digit part. In this way, 
both parts execute in an overlapped manner, so that the total number of cycles is about 
half of the number that would be required by the digit-by-digit part alone. Since the 
approximation does not produce correct rounding in a few cases, for applications where 
exact rounding is required, the result is only computed by the digit-by-digit module.            
                                                   
                                      Radix-4 implementations for combined unit are described. The 
result of the evaluation shows that the cycle time is the same as that of the digit-by-digit 
unit and that, as a consequence, the execution time is almost halved. Because of the 
approximation part, the area almost doubles of the digit-by-digit area.  
 
                           In this Dissertation, an implementation algorithm and architecture 
for low latency digit recurrence reciprocal and squareroot reciprocal has been 
presented. The implementation is based on Radix-4, considering execution time and 
system complexity. This project aims to provide modules written in the Very High Speed 
Integrated Circuit Hardware Description Language (VHDL) that can be used to model 
low latency digit recurrence reciprocal and square root reciprocal architecture. 
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                1. INTRODUCTION 
 
 
Digital arithmetic operations are very important in the design of digital processors and 
application-specific systems. Among the arithmetic operations, the reciprocal and 
square root reciprocal operations are widely used in applications such as graphics and 
scientific computation. Therefore, different kind of schemes has been developed. There 
are several algorithms for the computation of reciprocal and square root reciprocal. 
Conventional algorithms include: 1) Digit-by-digit algorithms. 2) Quadratic convergent 
(Newton-Raphson) algorithms. 3) Polynomial approximations. 
 
 
Digit-by-digit algorithms are based on a digit recurrence. In this method, the quotient of 
reciprocal computation is represented in a radix-r form and one digit of it is obtained per 
iteration. The digit recurrence involves a digit selection, a digit multiplication and an 
addition. The Newton-Raphson algorithms and polynomial approximations compute the 
reciprocal by iteratively improving an initial approximation. The most complex operation 
involved in the iteration is multiplication. 
 
Newton-Raphson method and polynomial approximations have a quadratic 
convergence rate, which means that the number of bits of accuracy of the 
approximation doubles after each iteration, therefore, reduce the number of iterations. 
However, both Newton-Raphson method and polynomial approximations method 
require a dedicated parallel multiplier and additional tables. In contrast, digit-by-digit 
method has the advantage of low hardware overhead, but liner convergence 
With more iterations. 
 
 
In this project, new algorithms are used, which combine a digit-by-digit part and one 
iteration of a quadratic convergence approximation. The latter uses the digits produced 
by the former part, so that two parts can execute in parallel fashion, thus only half of the 
iterations are needed as compared to the digit-by-digit part alone. The execution time is 
reduced by implementing the approximation as digit-recurrence which is performed in 
an overlapped manner with the digit-by-digit part. This requires two data paths operating 
in parallel. 
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Radix-4 implementations have been done. This is based on the consideration of system 
complexity and execution time. High radix makes the implementation very complex. 
Since reciprocal and square root reciprocal operations have similar characteristics, it is 
considered advantageous to have a single scheme to implement both functions. The 
combined unit for both reciprocal and square root reciprocal are presented. This 
combined implementation needs a single selection function.  
 
 
The comparison has been performed among different algorithms and different radix. 
The results show that the proposed new schemes have nearly the same cycle time as 
the corresponding digit-by-digit schemes. But the number of iterations is only half of the 
digit-by-digit schemes alone. The total delay is reduced roughly by half. From the 
evaluation, it can be concluded that the new algorithm implementation is a low latency 
solution with moderate hardware overhead. 
 
 
The remainder of the paper is organized as following: 
 
 
In Chapter 2, the floating point number system using the IEEE-754 standard is 
introduced at the beginning, in order to give a background theory. Then the algorithms 
for computation of reciprocal and square root reciprocal are described. The 
conventional digit-by-digit algorithm and Newton- Raphson approximation are 
introduced respectively, then the new algorithm which combined the digit-recurrence 
and approximation together is described. The on-the-fly conversion and rounding 
algorithms are introduced as well, which is an important part for the combined unit 
implementation 
 
. 
 
Chapter 3 presented the full architecture design. It started with the reciprocal 
architecture design, then the square root architecture design and finally, the combined 
unit architecture design. The quotient digit selection function is introduced in details in 
this chapter. 
 
 
Chapter 4 described the procedure of implementation and results. The critical path and 
power dissipation are estimated. The results are analyzed and evaluated. Chapter 5 
gave a conclusion. 
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                                2. ALGORITHM 
 
This chapter gives a detailed description of digit-by-digit algorithm, Newton-Raphson 
approximation algorithm and new algorithm used in this work. The Floating Point 
Standard 754 is introduced firstly to provide a background theory. 
 
2.1 IEEE Floating Point Standard 754: 
 
Since reciprocal and square root reciprocal computation require real numbers, the 
floating point representation is used in the design and implementation. 
 
Parameters for representation: 
 
There are several parameters that define a floating point representation system. 
1. Sign S: One bit. S=1 if the number is negative 
 
2. Magnitude (also called the significand): Represented in radix 2 with one integer bit. 
                             
                                                                   1. F 
 
Where F is fraction part with f bits and the most-significant 1 is the hidden bit. 
The range of the (normalized) significand 
 
                                                       1 1. 2 2 fF −≤ ≤ −  
3. Exponent: base 2 and biased representation. The exponent field e, biased with bias 
 
                                                        12 1eB −= −  
 
 
IEEE double precision standard: 
 
 
The double precision floating point number has 64 bits. 
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1. First bit is the sign bit S. 
 
2. Next 11 bits are the exponent bits E. 
 
3. Final 52 bits are the significand, or magnitude M. 
 
               
                       1023( 1) (1. )2S EV M −= −        With     0<E<2047 
4. Representation is normalized in 1.0 < 1. M < 2.0. Normally, “one” (1.M) is implicit in 
representation. 
 
5. Exponent is biased (e.g. exp = 0 then E = 0 + 1023). 
 
 
For single precision floating point representation (32 bits), S is 1 bit, E is 8 bits and F is 
23 bits. 
 
In this work, we use double precision floating point representation. During the 
implementation, the operands and result are in sign-and-magnitude representation. 
Only magnitudes are considered. 
 
 
 
2.2 Digit-by-Digit Algorithm: 
 
 
The digit-by-digit algorithm is developed for division operation. Naturally, it applies to the 
reciprocal and is the basis for square root reciprocal operation. The algorithm is based 
on digit recurrence method. In this method, the quotient is represented in a radix-r form 
and one digit of it is obtained per iteration. The digit-recurrence involves a digit 
selection, a digit multiplication, and an addition. 
 
 
Operand and Result 
 
The reciprocal operation is defined as 
                          
                                                           q=1/d 
 
 
Where dividend 1 and the divisor d are the operands and the result is the quotient q. 
The operands and result are represented in double precision floating-point using the 
IEEE-754 standard, namely, with significand in the range [2,1) with a precision of 53 
bits. The range of the quotient is 
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                                                     1 2q≤ <  
 
Corresponding to 
                                                     1/ 2 1d≤ <     
 
To achieve the result in the specified range, the input significand d may be shifted within 
the interval [1/2,1). Correspondingly, the exponent has to be adjusted. 
 
 
 
Define square root reciprocal as 
                                                      1/p d=  
 
Again, the range of the result 
 
                                                            1 2p≤ <  
 
Correspondingly, the range of the operand 
 
 
                                                                1/4 < d < 1 
 
 
 
 
Digit-by-digit recurrence for reciprocal: 
 
 
The digit-by-digit algorithm consists of n iterations of a recurrence, in which each 
iteration produces one digit of the quotient. The value of the quotient after j iterations 
Q[j] is defined as 
     
                                                   1
[ ] [0]
j
i
i
i
Q J Q q r−
=
= +∑     (1) 
 
 
Where r is radix, Q[0] is determined by the initialization. 
 
The residual (or partial remainder) w define as 
 
 
                                                     [ ] (1 [ ])
jW J r dQ J= −        (2) 
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The expression for recurrence is 
 
 
                                                 1
[ 1] [ ] jw j rw j q d++ = −            (3) 
 
                                                  2
( [ 1), )jq SEL rw j d+ = +            (4) 
  
 
Expression (4) is the quotient-digit-selection function. It is used to select a suitable value 
of qj+1. The digit qj+1 take values in the set 
 
                                                    1
{ ,.... 1,0,1,.... }jq a aε+ − −  
 
 
 
                                                             / 1a rρ = −  
 
Where ρ is the redundancy factor 
 
The digit 1jq +  is selected so that w [j+1]is bounded by 
 
                                                          [ ]d w j dρ ρ− ≤ ≤ . 
 
Quotient-digit-selection function scheme is shown in Figure 1. 
 
 
Before recurrence, the initialization step is needed to initialize w [0] and Q [0] in order to 
assure convergence. Initialization will be introduced in chapter 3.                     
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Digit-by-digit recurrence for Square   Root Reciprocal: 
 
 
For the square root reciprocal recurrence, the partial result up to iteration j, P[j] defines 
as 
 
                                            1
[ ] [0]
j
i
i
i
p j p p r−
=
= +∑                  (5) 
Where P [0] is initialization 
 
The residual is defined as 
 
                                           
2[ ] (1/ 2) (1 [ ] )jw j r dp j= −            (6) 
 
 
To simplify the description and the implementation, two variables are introduced: 
 
 
                                            [ ] [ ]D j dp j=                                (7) 
 
                                           ( 1)
[ ] (1/ 2) jC j r d− +=                        (8) 
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Using these variables, the recurrence defined as 
 
 
              
2
1 1[ 1] [ ] [ ] [ ]j jw j rw j p D j p C j+ ++ = − −                            (9) 
 
              1
[ 1] [ ] 2 [ ]jD j D j p C j++ = +                                           (10) 
 
              
1[ 1] [ ]C j r C j−+ =                                                         (11) 
 
             2
( [ 1], [ 1])jp SEL rw j D j+ = + +                                        (12) 
 
It is necessary to initialize W [0], D [0], C[0] and P[0] before recurrence,. 
 
 
The digit selection function is developed in [3]. The scheme is shown in Figure 2. 
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2.3 Newton-Raphson Approximation: 
 
The Newton-Raphson method computes a function by iteratively improving an initial 
approximation. The most complex operation involved in the iteration is multiplication. 
This method has a quadratic convergence rate, which means that the number of bits of 
accuracy of the approximation doubles after each iteration. As a consequence, the 
number of iterations for a desired accuracy is smaller than for linear convergence (digit-
by-digit). However, since full precision multiplications are involved, the delay of an 
iteration is larger. 
 
 
Newton-Rahson method for reciprocal approximation: 
 
The Newton-Raphson method illustrated here is the computation of the reciprocal 
function, since it is the basis for square root reciprocal. 
 
The approximation is based on a general method to obtain the zero of a function. That 
is, the value of x for which f(x) = 0. If x[j] is an approximation of the zero, then a better 
approximation is 
 
 
                                               x[j+1] = x[j] – f(x[j]) / f ’(x[j])                  (13) 
 
Where f ’(x[j]) is the derivative of f(x) with respect to x, evaluated at x[j]. 
 
 
For the approximation of reciprocal, 
 
                                        f(R) = 1/R – d (whose zero is 1/d) 
 
                                        
2'( ) 1/f R R= −  
 
Apply to expression (13), the recurrence is obtained. 
 
 
                                                  R[j+1] = R[j](2 – R[j]d)                 (14) 
 
 
The recurrence is initiated with an initial approximation R[0]. Each iteration requires two 
Multiplications and one subtraction from the value 2. The scheme is shown in Figure 3. 
 
The convergence of this method is quadratic, that is, if the error at step j is E[j], then the 
error at step j+1 is E[j]2 . This can be shown as follows. Since R[j] is an approximation of 
1/d, the relative error is 
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                                                                            E[j] =1 – d R[j] 
 
 
Then from expression (14) 
 
 
                                                            
2[ 1] (1 [ ] ) /R j E j d+ = −  
 
 
                                                
2[ 1] 1 [ 1] [ ]E j dR j E j+ = − + =        (15) 
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2.4 Proposed Algorithm: 
 
The new algorithm used in this work consists of a digit-by-digit part followed by a 
Newton-Raphson approximation. Two parts operate in an overlapped manner to reduce 
the total delay. The scheme of new algorithm is illustrated in Figure 4. The algorithm 
consists two steps: 
 
 
   Iterations, roughly half of final required precision 
 
2. Module B (Newton-Raphson method) performs a better approximation by means of a 
digit   recurrence. 
 
 
 
 
 
 
This section introduces the approximation part. 
 
Reciprocal approximation: 
 
 
 
The digit-by-digit part produces an approximation k (k=Q[ g]), following by one Newton-
Raphson  iteration. As described by the Newton-Raphson method, a better 
approximation is given by 
 
 
                                                   A = k(2 – k d)                               (16) 
 
 
 
1. Module A (Digit-by-digit) obtains the approximation k using a digit recurrence and performing g 
  
Page | 12 
From expression (15), we know that the convergence of this iteration is quadratic, that 
is, if the error of k is δ, then the error of A is E = 2δ . This can be shown as follows. Since 
k is an approximation of 1/d, the relative error is 
 
 
 
                                                              δ = 1- d k, and          k = (1 - δ) / d 
 
Applies to expression (16), then 
 
                                                                
2(1 ) /A dδ= −  
 
The relative error of A is 
 
                                                               
21E dA δ= − =  
 
The approximation A is computed by means of a digit-recurrence to avoid multipliers 
and to speed up the computation. This approximation recurrence is overlapped with the 
computation of k. From expression (16), the approximation recurrence can be defined 
as 
 
 
                                                                        A[j] = Q[j](2 - d Q[j])             (17) 
 
 
To eliminate variable shifts, define 
 
                                                              
2[ ] [ ]jE j r A j=  
 
Then 
 
                                
2 2( 1)[ 1] [ ] ( [ 1](2 [ 1] [ ](2 [ ]))jE j r E j r Q j dQ j Q j dQ j++ − = + − + − −  
 
                         
2 2( 1) ( 1)
1[ 1] [ ] (( [ ] )(2 [ 1]) [ ](2 [ ]))
j j
jE j r E j r Q j q r dQ j Q j dQ j
+ − +
++ − = + − + − −  
 
 Which   simplifies to 
 
                                            
2 1
1[ 1] [ ] (2 [ 1] [ ])
j
jE j r E j q r dQ j dQ j
+
++ − = − + −  
 
As shown of expression (2), 
 
 
                                                               [ ] (1 [ ])
jw j r dQ j= −  
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( 1)
1[ 1] [ ]
j
jQ j Q j q r
− +
++ = +  
 
The expression for approximation recurrence is obtained as 
 
 
                                                    
2
1 1[ 1] [ ] (2 [ ] )j jE j r E j q rw j q d+ ++ = + −                   (18) 
 
Where w[j] and - qj+1 d are computed by the digit-by-digit recurrences. 
 
 
 
 
Figure 5 shows the scheme of reciprocal algorithm. The digit-by-digit recurrence and 
approximation recurrence are in overlapped manner. After g iterations, g is roughly half 
of the iterations as compared to use the digit-by-digit algorithm alone, the final result 
E[g] obtained. 
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Square Root Reciprocal approximation: 
 
 
Similarly to the case for reciprocal, the square root reciprocal approximation is defined 
as 
                                            2(3 / 2 / 2)B k k d= −               (19) 
 
Again, in this case the convergence is quadratic. If δ and E are the relative errors of k 
and B respectively, then        
                                          1 k dδ = −         and    1E B d= −  
 
Therefore, 
                                  1k d δ= −        and         
21 ( / 2)(3 )E k d dk= − −  
 
Consequently, 
 
                                          
2 21 1/ 2(1 )(3 (1 ) ) ( / 2)(3 )E δ δ δ δ= − − − − = −  
 
Then the relative error of B has a complexity of   2( )Q δ  
 
 
Since k = P[g] (g is the total number of iterations), similar to the case for reciprocal, we 
define 
                                     
2 2 2[ ] [ ](3 / 2 [ ] / 2) [ ](1 [ ])j j jH j r p j dp j r p j r w j−= − = +  
 
So that    2 [ ]gB r p g−= . 
 
The recurrence for H[j] is obtained by 
 
                      
2 2( 1) ( 1) ( 1)
1[ 1] [ ] [( [ ] ).(1 [ 1]) [ ](1 [ ])
j j j j
jH j r H j r p j p r r w j p j r w j
+ − + − + −
++ = + + + + − +  
 
Using the recurrence given in (9) results in 
 
                              
2
1 1[ 1] [ ] (2 [ ] [ 1] [ ] / 2)j jH j r H j p rw j w j p D j+ ++ = + + + −        (20) 
The initial condition is  
 
                                            
2[0] [0](3 / 2 [0] / 2)H p dp= −  
 
 
 
 
The scheme of square root reciprocal algorithm is shown in Figure 6. 
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2.5 On-the-fly Conversion and Rounding: 
 
The on-the-fly conversion is to convert quotient from signed-digit representation to 
conventional representation. A simple alternative is to do an addition step after the 
quotient is completely computed. However, this addition would increase the delay. The 
on-the-fly conversion algorithm performs the conversion as the digits are produced. The 
on-the-fly conversion algorithm for digit- by-digit part can be expressed as following  
 
: 
Let Q[j] be the digit vector of the converted quotient consisting of the j most-significant 
digits, that is, 
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                                                            1
[ ]
j
i
i
i
Q j q r −
=
=∑             
 
Then obtain, 
                                                        
( 1)
1[ 1] [ ]
j
jQ j Q j q r
− +
++ = +  
Since 
1jq + can be negative, express algorithm as 
 
 
 
                                            
( 1)
1[ 1] [ ]
i
iQ j Q j q r
− +
++ = +                          If    1 0iq + ≥  
 
 
                                            
( 1)
1[ 1] [ ] ( )
i i
iQ j Q j r r q r
− − +
++ = − + −         
 If 1 0iq + <  
 
 
This algorithm has the disadvantage that the subtraction    [ ] jQ j r−−   requires the 
propagation of a borrow and, therefore, is slow. To avoid this propagation, another form 
is defined as 
 
                                                         [ ] [ ]
iQM j Q j r−= −  
         
Using this form, the conversion algorithm becomes 
 
 
                                                     1
[ 1] ( [ ], )iQ j Q j q ++ =                          If   1 0iq + ≥  
 
                                                     1
[ 1] ( [ ], ( ))iQ j QM j r q ++ = −              If   1 0iq + <  
 
 
 
                                                     1
[ 1] ( [ ], 1)iQM j Q j q ++ = −                   If   1 0iq + <  
 
                                                     1
[ 1] ( [ ], (( 1) ))iQM j QM j r q ++ = − −      If  1 0iq + ≤  
 
 
So that the subtraction is replaced by loading the form QM[j], then no carry/borrow is 
propagated. The form QM[j] also needs to be updated as shown in above expression. 
An example is given in Figure 7 to illustrate the on-the-fly conversion algorithm. 
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To perform the on-the-fly conversion and round, three registers are needed to store Q, 
QM, QP as shown in Figure 8, However, when the rounding is done in the least-
significant position, and a< r -1, two registers Q and QM are sufficient. These registers 
are shifted one digit left each cycle, while new least significant digits are inserted into 
registers, depending on the value of qj . Registers Q and QM are updated each iteration 
by the following rules: 
 
                                                    [ ] ( ( [ 1], )jQ j shl Q j q≤ −                         0jq >  
                                                     [ ] ( ( [ 1]), 1)jQM j shl Q j q<= − −  
 
 
                                                    [ ] ( ( [ 1]),0)Q j shl Q j<= −                         0iq =           
                                                    [ ] ( ( [ 1], ( 1)QM j shl QM j r<= − −  
 
 
                                                   [ ] ( ( [ 1], )jQ j shl QM j r q<= − −                 0iq <  
                                                   [ ] ( ( [ 1]), ( 1) )jQM j shl QM j r q<= − − −  
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For example, [ ] ( ( [ 1]), )jQ j shl Q j q<= −  means that the register Q at iteration j is shifted 
one digit left and the last digit is loaded with jq . In QM, the current digit is given by  
1jq −  (Mod r). 
 
Register QP is updated by following rules, 
 
 
 
                   [ ] ( ( [ 1],0)QP j shl QP j<= −                                          If       1jq r= −  
 
                  [ ] ( ( [ 1], 1)jQP j shl Q j q<= − +                                        If     1 2jq r− ≤ ≤ −  
 
                  [ ] ( ( [ 1], 1)jQP j shl QM j r q<= − − +                               If       1jq < −  
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The rounding is performed in the last cycle. First the quotient digit qm is converted into 
gm = qm (mod r). Then the rounded digit p is computed according to Table 1, where 
SIGN = 0 if the final residual is positive, ZERO = 1 if it is zero, and G1(guard bit) 
represents the bit before the least significant in gm. Two operations are performed in 
the rounding step: 
 
 
 
 
Finally, the quotient is obtained by 
 
 
                                     ( [ 1], )tq shl QP m p= −                    if case 1 
 
 
                                      ( [ 1], )tq shl Q m p= −                      if   case 2 
 
 
                                    ( [ 1], )tq shl QM m p= −                    if case  3 
 
Where       . [ / 2]tp p=  
 
 
 
1. If the remainder is negative, the quotient must be decremented by 1 (in rounding position). 
2. To round-to-the-nearest 1 has always to be added in rounding position. 
  
Page | 20 
                     On-the-fly conversion for Newton-Raphson approximation part is similar to 
digit-by-digit part. Each iteration produces one digit (Radix-16) and store in the register. 
The register is shifted one digit left with insertion of new digit at least-significant position. 
Since approximation E[j] (or H[j] for combined unit) is in carry-save form, a short 
addition is needed to convert produced digit to the conventional representation. The 
digit is calculated in a redundant format with two extra leading bits (for combined unit, 
one extra bit is sufficient). The extra bits are used to judge if the digit produced by last 
cycle needs updating, since new iteration may generate carry to the previous digit. 
If the extra bits are different with the least significant bits of the previous digit, then we 
know the previous digit has to be updated (plus 1 or 2). The scheme is shown in Figure 
9. 
 
 
                          
 
 
The rounding of approximation part is done using the round-to-nearest scheme. 
However, a few cases cannot be directly rounded. A new method is presented to obtain 
correctly rounded result. The method consists of two steps. 
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1. Determine if result obtained can be directly rounded. The result could be computed 
with   some additional accuracy so that the probability of being able to do this rounding 
is high. 
 
2. In the few cases, the rounding cannot be performed, then continue with the digit-
recurrence   until produce the rounding bit and the corresponding final residual. 
 
 
This scheme leads to the latency increases for critical cases, but these cases have very 
low probability. Moreover, only little additional hardware is needed since the digit-by-
digit hardware is available. 
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                                                 3. ARCHITECTURE 
            
                              Based on the algorithms of chapter 2, the design of the Architecture 
can have several alternatives. The design choices mainly depend on several 
interrelated factors, such as radix, quotient-digit set and representation of the residual. 
These factors affect the execution time and the complexity of implementation. 
 
                                High radix reduces the number of iterations. The number of 
iterations of the algorithm is reduced by a factor k when going from a radix r to a radix 
rk. However, increase in radix produces a more complex implementation because of the 
quotient-digit selection and the generation of the divisor multiples. 
 
                             The value of the redundancy factor (ρ) for quotient-digit set effects the 
complexity of the quotient- digit selection function and of the generation of the divisor 
multiples in an Opposite manner: a higher ρ reduces complexity of the selection function 
but increases complexity of the generation of the divisor multiples . 
                       
                         For the representation of the residual, carry-save form has the big 
advantage that the addition is faster than the conventional two’s complement 
representation. Its disadvantages are that it complicates somewhat the quotient-digit 
selection and that it increases the number of register bits required to store the residual. 
 
       This project uses radix-4 implementation, carry-save representation for the residual 
and the digit-set {-2, -1, 0, 1, 2}. This choice can achieve low latency with moderate 
hardware overhead. 
 
3.1 Reciprocal Architecture Design: 
 
 The digit-by-digit recurrence expression define as 
 
 
                                           1
[ 1] [ ] jw j rw j q d++ = −  
                                            2
( [ 1], )jq SEL rw j d+ = +  
 
 
The recurrences consist five steps: 
 
 
1. One digit arithmetic left shift of w[j] to produce r w[j]. 
2. Determination of the quotient digit qj+1 by the quotient-digit selection. 
3.Generation of the divisor multiple d•qj+1. 
4. Subtraction of d•qj+1 from r w[j]. 
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5. Update of the quotient q[j] to q[j+1] by the on-the-fly conversion. 
 
 
 
     These steps result in an architecture shown in the left side of Figure 10. A 
multiplexer is used to select initial value w[0](w[0] = 1/4) and the shifted residual r w[j]. 
The quotient-digit selection function requires an estimation of r w [j+1]and d (described 
later). This estimation needs seven most significant bits of r w[j] and three bits of d. 
Since r w[j] is in carry-save form, a short adder is needed to convert to conventional 
representation. Because digit q takes values from the digit-set {-2, -1, 0, 1, 2}, 
generating of the divisor multiple d•qj+1 becomes easy. The digit multiplier can be 
implemented as   a 4-1 multiplexers. It makes the multiplication fast and simple. A fast 
3-2 carry- save adder is a natural choice for residual recurrence. 
 
 
According to the expression (18), the Newton-Raphson approximation recurrence is 
 
 
                                        2 1 1[ 1] [ ] (2 [ ] )j jE j r E j q rw j q d+ ++ = + −  
 
The recurrences consist following steps: 
 
1. Shift 1 bit left of r w[j]to produce 2rw[j]. 
            2. Subtraction of d•qj+1 from 2rw[j]. 
            3. Multiplication of digit qj+1 with the result of step 2. 
            4. Shift 4 bits left (since r = 4) of E[j] to generate  2 [ ]r E j  
            5. Addition the results of step 3 and step 4 to generate E [j+1]. 
            6. On-the-fly conversion of E [j+1] to the conventional two’s complement 
representation. 
 
 
 
The right side of Figure 10 shows the architecture of Newton-Raphson approximation 
Recurrence. Again, using a 3-2 carry-save adder for fast addition of 2rw[j] and -d•qj+1. 
The Addition result multiplies digit qj+1 using a 4-1 multiplexer as well. But notice that 
the Multiplication here is different with the multiplication in digit-by-digit part. Since the 
Multiplication in digit-by-digit part generates negative d•qj+1, and it is positive in 
approximation Part. Thus the input qj+1 to the multiplication in approximation part 
should be inversed. Also Notice that the bit width in approximation part is changed. 
Value of -d•qj+1 and 2rw[j] from digit- By-digit parts, being the two inputs to the 
approximation part are 56 bits. While in approximation Part, least 57 bits of E[j] needed 
for the iterations. It is necessary to do sign extension before the addition of recurrence. 
Naturally, the addition is performed by a 4-2 carry-save adder [7]. This architecture 
requires g+1 cycles for reciprocal computation. The first cycle performs the initialization 
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and computes q1. Cycle 2 to g corresponds to normal iterations and cycle g+1 is to 
finish the conversion and rounding. 
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3.2 Square Root Reciprocal Architecture Design: 
 
 
As shown by expression (9), (10), (11), (12), the digit-by-digit recurrences of square root 
reciprocal consist all five steps of reciprocal recurrences and plus following steps: 
 1. Update C[j] to C[j+1] by shift right 2 bits. 
            2. Shift C[j] left 1 bit to produce 2C[j] and multiply with digit pj+1. 
            3. Add the result of step 2 with D[j] to perform the recurrence of D[j]. 
            4. Multiplication to produce p2j+1C[j] used for w[j] recurrence. 
 
 
The architecture for the square root reciprocal is shown in Figure 11 (This architecture 
is also for the combined unit). Similar to reciprocal recurrence, Several 2-1 multiplexers 
are used for selection between the initial value and the updated value of w [0], C [0], D 
[0]. Digit multipliers are implemented as 4-1 multiplexers as before. Being different with 
reciprocal recurrence, there are multiplications by p2j+1. This multiplication can be 
simplified to the selection among the multiples 0, 1, 4, and implement as 4-1  
multiplexers. 
 
 
In this design, D[j] and C[j] are represented in conventional two’s complement form, but 
r w[j] is represented in carry-save form. Therefore, a 4-2 carry-save adder is used for 
residual recurrence, and a fast carry-propagate adder is used to update the value of 
D[j]. 
 
The quotient-digit selection function requires an estimation of r w[j+1]and D[j+1]. Same 
as reciprocal recurrence, the estimation of r w[j+1] need seven most significant bits, but 
convert from carry-save form to conventional representation performed by a short 
adder. The estimate of D[j] is obtained by the addition of the most significant bits of 
2pj+1C[j] and D[j]. 
 
For the Newton-Raphson approximation part, even though the recurrence expression 
(20) is similar to the reciprocal, the implementation is not straightforward. Because we 
want to design the architecture to allow the combined implementation of reciprocal and 
square root reciprocal.  
  
1. Shift r w[j] left 1 bit to produce 2rw[j] and multiply with digit pj+1, the multiplication is 
performed by    a 4-1 multiplexer as before. 
2. Shift 4 bits left (since r = 4) of H[j] to generate r2H[j]. 
3. Add the results of step 1 and step 2, which is performed by a 4-2 carry-save adder. 
4. Multiplication to produce –p2j+1D[j]/2. The multiplication by p2j+1 has the same 
structure as the 4-1   multiplexer (select multiples 0, 1, 4) used in the digit-by-digit 
recurrence part. 
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5. Add the result of step 4 and step 5, which is performed by a 3-2 carry-save adder. 
6. . W[j] multiplies with digit pj+1, the multiplication is performed by a 4-1 multiplexer. 
7. Add the result of step 5 and step 6, which is performed by a 4-2 carry-save adder. 
 
The sign of the digit pj+1 and the change of bit width should be taken attention as well. 
The result of the approximation H is converted on-the-fly. The architecture requires g+1 
cycles. The first cycle performs the initialization and computes p1. Cycle 2 to g 
corresponds to normal iterations and cycle g+1 is to finish the conversion and rounding. 
Digit-by-digit recurrence and approximation recurrence execute in overlapped manner. 
This results in 15 cycles for double precision float point computation. In contrast, a 
conventional digit-by-digit algorithm requires 28 cycles for double precision. 
 
 
 
3.3 Combined Unit Architecture: 
 
 
The combined unit architecture is based on the square root reciprocal design. Since the 
square root reciprocal recurrence is different with reciprocal recurrence. To make it 
suitable for the reciprocal computation, following steps have to do: 
 
 
1. Initialize C[0] = 0 for reciprocal computation . As a result, D[j] = d. 
 
2. Reciprocal and square root reciprocal use a single selection function. This will be 
discussed in next section. 
 
 3. Reciprocal approximation recurrence E does not add the term w [j+1]. Therefore, an 
AND gate is used to make pj+1 = 0 before the multiplexer that performs pj+1w[j], then 
the output of multiplexer will be zero when the reciprocal operation is performed. 
4. Recurrence H requires the term –p2j+1D[j] / 2, while the reciprocal recurrence E 
needs –p2j+1D[j], therefore, a 2-1 multiplexer is used to select between D[j]/2 and D[j] 
before multiplication. A control signal OP is used to decide if the operation is reciprocal 
or square root reciprocal. 
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Figure 11 shows the full architecture of combined unit. 
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3.4 Initialization: 
 
This section introduced the first step of implementation, initialization for both reciprocal 
unit and combined unit. 
 
 
Initialization for reciprocal: 
 
 
There are several ways for the initialization. To assure convergence, we 
initialize: 
 
                                                                    
                                                         
Initialization for combined unit : 
 
To assure convergence and have the result within the interval [2,1), the following 
initializations are used: 
 
For reciprocal computation, 
   
                                                          
 
For square root reciprocal computation, 
 
        
                                                         
 
Table 2 lists the initial value for combined unit implementation. In the initialization 
formula, d is in decimal format. In practice, d as operand is represented in sign-and-
magnitude format. Therefore, shifting is needed when initial values go to 
implementation. 
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3.5 Selection Function: 
 
 
This section introduced the quotient digit selection function for radix-4 implementation. 
The residual is in carry-save form, represented by the sum ws and stored-carry wc. The 
quotient digit set is {-2, -1,0, 1, 2 }. 
 
 
Selection function for reciprocal : 
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Selection function for combined unit : 
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                                        4. IMPLEMENTATION AND RESULTS    
 
This chapter introduces the implementation and results are evaluated and compared 
with other implementation schemes.      The designs of reciprocal and combined unit are 
described in VHDL.VHDL descriptions are simulated and synthesized using XILINX 
software.   The critical paths are estimated and several schemes are compared with 
proposed scheme.  
              
 
 
 
Table 5 and table 6 show that for both reciprocal and square root reciprocal operation, 
the critical path corresponds to the digit by digit part. this means proposed new 
schemes have the same cycle time as the corresponding digit by digit schemes. but the 
no. of iterations is only half of the digit by digit schemes alone. the total delay is reduced  
roughly by half. 
Since the approximation part has roughly the same complexity as the conventional digit 
by digit part, the area of proposed schemes increase the hardware overhead by nearly 
2 with respect to corresponding digit by digit schemes. 
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For reciprocal, the area – time ratios of higher radix schemes with respect to radix-4 
scheme are described in [2]. Therefore we can compare the design in proposed scheme 
with more instances in an area – time space. Fig 14 shows the area – time ratios for 
digit by digit radix-4, radix -16 using overlapped radix and very high radix -512 schemes 
in comparison with the proposed design. 
 
For the square-root reciprocal there are several implementations using radix-4 and very 
high radix described in [3] and [5]. A radix – 16 implementation with overlapped radix-4 
iterations would be significantly more complex, because of the many conditional forms 
required, so we do not consider it.the scheme and implementation proposed by [3] has 
good area-delay figures, so take [3] as the radix-4 design reference.for the very high 
radix implementation, assume a cost in area of 1.5 times (a conservative figure) the cost 
of a very high radix reciprocal unit with the same cycle time. Fig 14 also shows  the 
ratios corresponding to the squareroot reciprocal, using  the area and delay of the 
conventional radix-4 reciprocal unit as reference. From the estimations it can be 
concluded  that the proposed designs introduce aattractive points in the area - time 
space. 
 
                   
                                                   FIG.14. AREA- TIME SPACE 
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                                                     5. conclusion 
 
In this project, the process of designing a combined unit for reciprocal and square root 
reciprocal are presented. A new algorithm is used, which combined digit by digit 
algorithm and newton-raphson approximation. The approximation part is performed by a 
digit recurrence using the digit produced by the digit by digit part. in this way two parts 
can execute in  an overlapped manner. Consequently only half of the iterations are 
needed as compared to the conventional digit recurrence algorithm. 
For the design of reciprocal unit and combined unit, the radix-4 implementation is used 
and the residual are represented in carry-save form. This choice can achieve low 
latency with moderate hardware overhead. To make the architecture suitable for both 
reciprocal and square root reciprocal computation, a signal quotient digit selection 
function is used which is developed in [3]. 
  
Since the proposed design produces four bits per cycle, for reciprocal, it is about 50% 
faster than a radix-16 implementation with overlapped radix-4 stages with an increase of 
20% in area. The evaluation shows that the propose design shows the good figure in 
area-time space. 
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                                                          6. APPENDIX 
 
A CD is attached to the end of theses report that contains VHDL code for both 
RECIPROCAL AND SQUARE-ROOT RECIPROCAL operations. 
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